URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon/] [vqshluQ_ns8.c] - Rev 326
Go to most recent revision | Compare with Previous | Blame | View Log
/* Test the `vqshluQ_ns8' ARM Neon intrinsic. */ /* This file was autogenerated by neon-testgen. */ /* { dg-do assemble } */ /* { dg-require-effective-target arm_neon_ok } */ /* { dg-options "-save-temps -O0 -mfpu=neon -mfloat-abi=softfp" } */ #include "arm_neon.h" void test_vqshluQ_ns8 (void) { uint8x16_t out_uint8x16_t; int8x16_t arg0_int8x16_t; out_uint8x16_t = vqshluq_n_s8 (arg0_int8x16_t, 1); } /* { dg-final { scan-assembler "vqshlu\.s8\[ \]+\[qQ\]\[0-9\]+, \[qQ\]\[0-9\]+, #\[0-9\]+!?\(\[ \]+@\[a-zA-Z0-9 \]+\)?\n" } } */ /* { dg-final { cleanup-saved-temps } } */
Go to most recent revision | Compare with Previous | Blame | View Log