OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon/] [vreinterpretQs64_f32.c] - Rev 326

Go to most recent revision | Compare with Previous | Blame | View Log

/* Test the `vreinterpretQs64_f32' ARM Neon intrinsic.  */
/* This file was autogenerated by neon-testgen.  */
 
/* { dg-do assemble } */
/* { dg-require-effective-target arm_neon_ok } */
/* { dg-options "-save-temps -O0 -mfpu=neon -mfloat-abi=softfp" } */
 
#include "arm_neon.h"
 
void test_vreinterpretQs64_f32 (void)
{
  int64x2_t out_int64x2_t;
  float32x4_t arg0_float32x4_t;
 
  out_int64x2_t = vreinterpretq_s64_f32 (arg0_float32x4_t);
}
 
/* { dg-final { cleanup-saved-temps } } */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.