URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon/] [vreinterpretQu16_s32.c] - Rev 326
Go to most recent revision | Compare with Previous | Blame | View Log
/* Test the `vreinterpretQu16_s32' ARM Neon intrinsic. */ /* This file was autogenerated by neon-testgen. */ /* { dg-do assemble } */ /* { dg-require-effective-target arm_neon_ok } */ /* { dg-options "-save-temps -O0 -mfpu=neon -mfloat-abi=softfp" } */ #include "arm_neon.h" void test_vreinterpretQu16_s32 (void) { uint16x8_t out_uint16x8_t; int32x4_t arg0_int32x4_t; out_uint16x8_t = vreinterpretq_u16_s32 (arg0_int32x4_t); } /* { dg-final { cleanup-saved-temps } } */
Go to most recent revision | Compare with Previous | Blame | View Log