URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon/] [vreinterpretu64_s32.c] - Rev 313
Compare with Previous | Blame | View Log
/* Test the `vreinterpretu64_s32' ARM Neon intrinsic. */ /* This file was autogenerated by neon-testgen. */ /* { dg-do assemble } */ /* { dg-require-effective-target arm_neon_ok } */ /* { dg-options "-save-temps -O0 -mfpu=neon -mfloat-abi=softfp" } */ #include "arm_neon.h" void test_vreinterpretu64_s32 (void) { uint64x1_t out_uint64x1_t; int32x2_t arg0_int32x2_t; out_uint64x1_t = vreinterpret_u64_s32 (arg0_int32x2_t); } /* { dg-final { cleanup-saved-temps } } */