OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [20011029-2.c] - Rev 318

Compare with Previous | Blame | View Log

/* { dg-do compile } */
/* { dg-options "-O2" } */
 
int foo (int s)
{
  for (;;)
    {
      int a[32];
      int y, z;
      __asm__ __volatile__ ("" : "=c" (y), "=D" (z)
			    : "a" (0), "0" (32), "1" (a) : "memory");
      if (({ register char r;
	     __asm__ __volatile__ ("" : "=q" (r)
				   : "r" (s % 32), "m" (a[s / 32])
				   : "cc"); r; }))
        continue;
      else if (({ register char r;
		  __asm__ __volatile__ ("" : "=q" (r)
					: "r" (0), "m" (a[0])
					: "cc"); r; }))
        continue;
    }
  return 0;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.