OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [20020616-1.c] - Rev 318

Compare with Previous | Blame | View Log

/* PR opt/6722 */
/* { dg-do run } */
/* { dg-options "-O2" } */
 
#if !__PIC__
register int k asm("%ebx");
#elif __amd64
register int k asm("%r12");
#else
register int k asm("%esi");
#endif
 
void __attribute__((noinline))
foo()
{
  k = 1;
}
 
void test()
{
  int i;
  for (i = 0; i < 10; i += k)
    {
      k = 0;
      foo();
    }
}
 
int main()
{
  int old = k;
  test();
  k = old;
  return 0;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.