OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [addr-sel-1.c] - Rev 318

Compare with Previous | Blame | View Log

/* PR rtl-optimization/28940 */
/* Origin: Lev Makhlis <lmakhlis@bmc.com> */
 
/* { dg-do compile } */
/* { dg-require-effective-target ilp32 } */
/* { dg-require-effective-target nonpic } */
/* { dg-options "-O2 -mtune=i686" } */
 
char a[10], b[10];
 
int f(int i)
{
  return a[i+1] + b[i+1];
}
 
/* { dg-final { scan-assembler "a\\+1" } } */
/* { dg-final { scan-assembler "b\\+1" } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.