OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [asm-5.c] - Rev 318

Compare with Previous | Blame | View Log

/* PR inline-asm/11676 */
/* { dg-do run } */
/* { dg-require-effective-target ilp32 } */
/* { dg-options "-O2" } */
 
extern void abort (void);
static int bar(int x) __asm__("bar") __attribute__((regparm(1)));
static int __attribute__((regparm(1), noinline, used))
bar(int x)
{
  if (x != 0)
    abort ();
}
 
static int __attribute__((regparm(1), noinline))
foo(int x)
{
  x = 0;
  __asm__ __volatile__("call bar" : "=a"(x) : "a"(x));
}
 
int main()
{
  foo(1);
  return 0;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.