OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [crc32-1.c] - Rev 318

Compare with Previous | Blame | View Log

/* { dg-do compile } */
/* { dg-options "-O2 -mcrc32" } */
/* { dg-final { scan-assembler "crc32b\[^\\n\]*eax" } } */
/* { dg-final { scan-assembler "crc32w\[^\\n\]*eax" } } */
/* { dg-final { scan-assembler "crc32l\[^\\n\]*eax" } } */
 
unsigned int
crc32b (unsigned int x, unsigned char y)
{
  return __builtin_ia32_crc32qi (x, y);
}
 
unsigned int
crc32w (unsigned int x, unsigned short y)
{
  return __builtin_ia32_crc32hi (x, y);
}
 
unsigned int
crc32d (unsigned int x, unsigned int y)
{
  return __builtin_ia32_crc32si (x, y);
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.