OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr22432.c] - Rev 318

Compare with Previous | Blame | View Log

/* { dg-do compile } */
/* { dg-options "-O2 -mmmx" } */
/* { dg-final { scan-assembler-not "paddb" } } */
 
typedef int v2si __attribute__ ((__vector_size__ (8)));
typedef short v4hi __attribute__ ((__vector_size__ (8)));
typedef char v8qi __attribute__ ((__vector_size__ (8)));
 
int
foo (unsigned int *a, unsigned int *b)
{
  long long i, j, k;
 
  i = (long long) __builtin_ia32_vec_init_v2si (*a, 0);
  j = (long long) __builtin_ia32_vec_init_v2si (*b, 0);
  i = (long long) __builtin_ia32_punpcklbw ((v8qi) i, (v8qi) 0ll);
  j = (long long) __builtin_ia32_punpcklbw ((v8qi) j, (v8qi) 0ll);
  k = (long long) __builtin_ia32_paddw ((v4hi) i, (v4hi) j);
  return __builtin_ia32_vec_ext_v2si ((v2si) k, 0);
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.