OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr27266.c] - Rev 328

Go to most recent revision | Compare with Previous | Blame | View Log

/* PR target/27266.
   The testcase below used to trigger an ICE.  */
 
/* { dg-do compile } */
/* { dg-require-effective-target ilp32 } */
/* { dg-options "-march=pentium" } */
 
signed long long sll;
 
void
foo (void)
{
  __sync_fetch_and_add (&sll, 1);
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.