URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr27696.c] - Rev 318
Compare with Previous | Blame | View Log
/* PR target/27696 The testcase below uses to trigger an ICE. */ /* { dg-do compile } */ /* { dg-options "-msse3" } */ void foo (void const * P, unsigned int E, unsigned int H) { __builtin_ia32_monitor (P, E, H); }