URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [rotate-1.c] - Rev 318
Compare with Previous | Blame | View Log
/* Verify that rolb instruction is emitted on IA-32/x86-64. */ /* { dg-do compile } */ /* { dg-options "-O2" } */ void foo (unsigned char *); int main (void) { unsigned char c = 0; foo (&c); c = c >> 1 | c << 7; return c; } /* { dg-final { scan-assembler "rolb" } } */