OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse4_1-pblendw-2.c] - Rev 378

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do run } */
/* { dg-require-effective-target sse4 } */
/* { dg-options "-O2 -msse4.1" } */
 
#include "sse4_1-check.h"
 
#include <smmintrin.h>
#include <string.h>
 
#define NUM 20
 
#undef MASK
#define MASK 0xfe
 
static void
init_pblendw (short *src1, short *src2)
{
  int i, sign = 1;
 
  for (i = 0; i < NUM * 8; i++)
    {
      src1[i] = i * i * sign;
      src2[i] = (i + 20) * sign;
      sign = -sign;
    }
}
 
static int
check_pblendw (__m128i *dst, short *src1, short *src2)
{
  short tmp[8];
  int j;
 
  memcpy (&tmp[0], src1, sizeof (tmp));
  for (j = 0; j < 8; j++)
    if ((MASK & (1 << j)))
      tmp[j] = src2[j];
 
  return memcmp (dst, &tmp[0], sizeof (tmp));
}
 
static void
sse4_1_test (void)
{
  __m128i x, y;
  union
    {
      __m128i x[NUM];
      short s[NUM * 8];
    } dst, src1, src2;
  union
    {
      __m128i x;
      short s[8];
    } src3;
  int i;
 
  init_pblendw (src1.s, src2.s);
 
  /* Check pblendw imm8, m128, xmm */
  for (i = 0; i < NUM; i++)
    {
      dst.x[i] = _mm_blend_epi16 (src1.x[i], src2.x[i], MASK); 
      if (check_pblendw (&dst.x[i], &src1.s[i * 8], &src2.s[i * 8]))
	abort ();
    }
 
   /* Check pblendw imm8, xmm, xmm */
  src3.x = _mm_setzero_si128 ();
 
  x = _mm_blend_epi16 (dst.x[2], src3.x, MASK);
  y = _mm_blend_epi16 (src3.x, dst.x[2], MASK);
 
  if (check_pblendw (&x, &dst.s[16], &src3.s[0]))
    abort ();
 
  if (check_pblendw (&y, &src3.s[0], &dst.s[16]))
    abort ();
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.