URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-2.c] - Rev 318
Compare with Previous | Blame | View Log
/* { dg-do compile } */ /* { dg-options "-O2 -msse2" } */ /* { dg-require-effective-target sse2 } */ #define vector __attribute__((vector_size(16))) int a; vector int f1(void) { return (vector int){ a, 0, 0, 0}; } vector int f2(void) { return (vector int){ 0, a, 0, 0}; } vector int f3(void) { return (vector int){ 0, 0, a, 0}; } vector int f4(void) { return (vector int){ 0, 0, 0, a}; } /* { dg-final { scan-assembler-not "movaps" } } */ /* { dg-final { scan-assembler-not "xor" } } */ /* { dg-final { scan-assembler-not "%mm" } } */