OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [xop-shift2-vector.c] - Rev 318

Compare with Previous | Blame | View Log

/* Test that the compiler properly optimizes vector shift instructions into
   psha/pshl on XOP systems.  */
 
/* { dg-do compile } */
/* { dg-require-effective-target lp64 } */
/* { dg-options "-O2 -mxop -ftree-vectorize" } */
 
extern void exit (int);
 
typedef long __m128i  __attribute__ ((__vector_size__ (16), __may_alias__));
 
#define SIZE 10240
 
union {
  __m128i i_align;
  int i32[SIZE];
  unsigned u32[SIZE];
} a, b, c;
 
void
right_sign_shift32 (void)
{
  int i;
 
  for (i = 0; i < SIZE; i++)
    a.i32[i] = b.i32[i] >> c.i32[i];
}
 
int main ()
{
  right_sign_shfit32 ();
  exit (0);
}
 
/* { dg-final { scan-assembler "vpshad" } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.