URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [m68k/] [pr36133.c] - Rev 320
Compare with Previous | Blame | View Log
/* pr36133.c This test ensures that conditional branches can use the condition codes written by shift instructions, without the need for an extra TST. */ /* { dg-do compile } */ /* { dg-options "-O2" } */ /* { dg-final { scan-assembler-not "tst" } } */ void f (unsigned int a) { if (a >> 4) asm volatile ("nop"); asm volatile ("nop"); }