OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [r10k-cache-barrier-3.c] - Rev 321

Compare with Previous | Blame | View Log

/* { dg-options "-O2 -mr10k-cache-barrier=store -mno-abicalls" } */
 
/* Test that in-range stores to the frame are not protected by
   cache barriers.  */
 
void bar (int *x);
 
NOMIPS16 void
foo (int v)
{
  int x[0x100000];
  bar (x);
  x[0x20] = v;
  bar (x);
}
 
/* { dg-final { scan-assembler-not "\tcache\t" } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.