OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [r10k-cache-barrier-5.c] - Rev 321

Compare with Previous | Blame | View Log

/* { dg-options "-O2 -mr10k-cache-barrier=store -mno-abicalls -mabi=64" } */
 
/* Test that in-range stores to static objects do not get an unnecessary
   cache barrier.  */
 
int x[4];
void bar (void);
 
NOMIPS16 void
foo (int n)
{
  while (n--)
    {
      x[3] = 1;
      bar ();
    }
}
 
/* { dg-final { scan-assembler-not "\tcache\t" } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.