URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [405-machhwu-1.c] - Rev 322
Compare with Previous | Blame | View Log
/* Test generation of machhwu on 405. */ /* Origin: Joseph Myers <joseph@codesourcery.com> */ /* { dg-do compile } */ /* { dg-require-effective-target ilp32 } */ /* { dg-options "-O2 -mcpu=405" } */ /* { dg-skip-if "other options override -mcpu=405" { ! powerpc_405_nocache } { "*" } { "" } } */ /* { dg-final { scan-assembler "machhwu " } } */ unsigned int f(unsigned int a, unsigned int b, unsigned int c) { a += (b >> 16) * (c >> 16); return a; }