OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-8.c] - Rev 322

Compare with Previous | Blame | View Log

/* Origin: Aldy Hernandez  <aldyh@redhat.com>  */
/* Test rs6000_legitimate_address.  PRE_INC should be invalid.  */
 
/* { dg-do compile { target powerpc*-*-* } } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec" } */
 
#include <altivec.h>
 
vector signed short *hannah;
 
int
main ()
{
  *hannah++ = __builtin_altivec_vspltish (5);
  *hannah++ = __builtin_altivec_vspltish (6);
 
  return 0;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.