OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [s390/] [20030129-1.c] - Rev 324

Compare with Previous | Blame | View Log

/* This used to ICE due to a reload bug on s390*.  */
 
/* { dg-do compile } */
/* { dg-options "-O2" } */
 
int f (unsigned int);
void g (void *);
 
void test (void *p, void *dummy)
{
  unsigned int flags = 0;
 
  if (dummy)
    g (dummy);
 
  if (p)
    flags |= 0x80000000;
 
  asm volatile ("" : : : "1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12");
 
  if (dummy)
    g (dummy);
 
  if (p) 
    {
      flags |= 0x20000000|0x80000000;
 
      if (!f (0))
        flags &= ~0x80000000;
    }
 
  f (flags);
 
  if (dummy)
    g (dummy);
}
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.