OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [20020116-2.c] - Rev 326

Compare with Previous | Blame | View Log

/* { dg-do compile } */
/* { dg-options "-mcpu=supersparc" } */
 
/* This testcase ICEd on sparc64 because -mcpu=supersparc and implicit
   -m64 resulted in MASK_V8 and MASK_V9 to be set at the same time.  */
 
void bar (long *x, long *y);
 
void foo (int x, long *y, long *z)
{
  int i;
 
  for (i = x - 1; i >= 0; i--)
    {
      bar (z + i * 3 + 1, y);
      bar (z + i * 3 + 2, y);
    }
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.