URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [20020116-2.c] - Rev 326
Compare with Previous | Blame | View Log
/* { dg-do compile } */ /* { dg-options "-mcpu=supersparc" } */ /* This testcase ICEd on sparc64 because -mcpu=supersparc and implicit -m64 resulted in MASK_V8 and MASK_V9 to be set at the same time. */ void bar (long *x, long *y); void foo (int x, long *y, long *z) { int i; for (i = x - 1; i >= 0; i--) { bar (z + i * 3 + 1, y); bar (z + i * 3 + 2, y); } }