OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [disasm.h] - Rev 404

Go to most recent revision | Compare with Previous | Blame | View Log

/* Disassemble support for GDB.
   Copyright (C) 2002, 2007, 2008 Free Software Foundation, Inc.
 
   This file is part of GDB.
 
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3 of the License, or
   (at your option) any later version.
 
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
 
   You should have received a copy of the GNU General Public License
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
#ifndef DISASM_H
#define DISASM_H
 
struct ui_out;
struct ui_file;
 
extern void gdb_disassembly (struct ui_out *uiout,
			     char *file_string,
			     int line_num,
			     int mixed_source_and_assembly,
			     int how_many, CORE_ADDR low, CORE_ADDR high);
 
/* Print the instruction at address MEMADDR in debugged memory,
   on STREAM.  Returns the length of the instruction, in bytes,
   and, if requested, the number of branch delay slot instructions.  */
 
extern int gdb_print_insn (CORE_ADDR memaddr,
			   struct ui_file *stream,
			   int *branch_delay_insns);
 
#endif
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.