OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [features/] [rs6000/] [powerpc-860.xml] - Rev 24

Go to most recent revision | Compare with Previous | Blame | View Log

<?xml version="1.0"?>
<!-- Copyright (C) 2007, 2008 Free Software Foundation, Inc.

     Copying and distribution of this file, with or without modification,
     are permitted in any medium without royalty provided the copyright
     notice and this notice are preserved.  -->

<!-- PowerPC 860 or 850.  -->

<!DOCTYPE target SYSTEM "gdb-target.dtd">
<target>
  <xi:include href="power-core.xml"/>
  <xi:include href="power-fpu.xml"/>
  <xi:include href="power-oea.xml"/>

  <feature name="860">
    <reg name="eie" bitsize="32"/>
    <reg name="eid" bitsize="32"/>
    <reg name="nri" bitsize="32"/>
    <reg name="cmpa" bitsize="32"/>
    <reg name="cmpb" bitsize="32"/>
    <reg name="cmpc" bitsize="32"/>
    <reg name="cmpd" bitsize="32"/>
    <reg name="icr" bitsize="32"/>
    <reg name="der" bitsize="32"/>
    <reg name="counta" bitsize="32"/>
    <reg name="countb" bitsize="32"/>
    <reg name="cmpe" bitsize="32"/>
    <reg name="cmpf" bitsize="32"/>
    <reg name="cmpg" bitsize="32"/>
    <reg name="cmph" bitsize="32"/>
    <reg name="lctrl1" bitsize="32"/>
    <reg name="lctrl2" bitsize="32"/>
    <reg name="ictrl" bitsize="32"/>
    <reg name="bar" bitsize="32"/>
    <reg name="ic_cst" bitsize="32"/>
    <reg name="ic_adr" bitsize="32"/>
    <reg name="ic_dat" bitsize="32"/>
    <reg name="dc_cst" bitsize="32"/>
    <reg name="dc_adr" bitsize="32"/>
    <reg name="dc_dat" bitsize="32"/>
    <reg name="dpdr" bitsize="32"/>
    <reg name="dpir" bitsize="32"/>
    <reg name="immr" bitsize="32"/>
    <reg name="mi_ctr" bitsize="32"/>
    <reg name="mi_ap" bitsize="32"/>
    <reg name="mi_epn" bitsize="32"/>
    <reg name="mi_twc" bitsize="32"/>
    <reg name="mi_rpn" bitsize="32"/>
    <reg name="md_ctr" bitsize="32"/>
    <reg name="m_casid" bitsize="32"/>
    <reg name="md_ap" bitsize="32"/>
    <reg name="md_epn" bitsize="32"/>
    <reg name="m_twb" bitsize="32"/>
    <reg name="md_twc" bitsize="32"/>
    <reg name="md_rpn" bitsize="32"/>
    <reg name="m_tw" bitsize="32"/>
    <reg name="mi_dbcam" bitsize="32"/>
    <reg name="mi_dbram0" bitsize="32"/>
    <reg name="mi_dbram1" bitsize="32"/>
    <reg name="md_dbcam" bitsize="32"/>
    <reg name="md_dbram0" bitsize="32"/>
    <reg name="md_dbram1" bitsize="32"/>
  </feature>
</target>

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.