OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [regformats/] [arm-with-iwmmxt.dat] - Rev 157

Compare with Previous | Blame | View Log

# DO NOT EDIT: generated from arm-with-iwmmxt.xml
name:arm_with_iwmmxt
expedite:r11,sp,pc
32:r0
32:r1
32:r2
32:r3
32:r4
32:r5
32:r6
32:r7
32:r8
32:r9
32:r10
32:r11
32:r12
32:sp
32:lr
32:pc
0:
0:
0:
0:
0:
0:
0:
0:
0:
32:cpsr
64:wR0
64:wR1
64:wR2
64:wR3
64:wR4
64:wR5
64:wR6
64:wR7
64:wR8
64:wR9
64:wR10
64:wR11
64:wR12
64:wR13
64:wR14
64:wR15
32:wCSSF
32:wCASF
32:wCGR0
32:wCGR1
32:wCGR2
32:wCGR3

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.