URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Subversion Repositories openrisc_2011-10-31
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [include/] [gdb/] [sim-frv.h] - Rev 221
Go to most recent revision | Compare with Previous | Blame | View Log
/* This file defines the interface between the FR-V simulator and GDB. Copyright 2003, 2007, 2008 Free Software Foundation, Inc. Contributed by Red Hat. This file is part of GDB. This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program. If not, see <http://www.gnu.org/licenses/>. */ #if !defined (SIM_FRV_H) #define SIM_FRV_H #ifdef __cplusplus extern "C" { // } #endif enum sim_frv_regs { SIM_FRV_GR0_REGNUM = 0, SIM_FRV_GR63_REGNUM = 63, SIM_FRV_FR0_REGNUM = 64, SIM_FRV_FR63_REGNUM = 127, SIM_FRV_PC_REGNUM = 128, /* An FR-V architecture may have up to 4096 special purpose registers (SPRs). In order to determine a specific constant used to access a particular SPR, one of the H_SPR_ prefixed offsets defined in opcodes/frv-desc.h should be added to SIM_FRV_SPR0_REGNUM. So, for example, the number that GDB uses to fetch the link register from the simulator is (SIM_FRV_SPR0_REGNUM + H_SPR_LR). */ SIM_FRV_SPR0_REGNUM = 129, SIM_FRV_SPR4095_REGNUM = SIM_FRV_SPR0_REGNUM + 4095 }; #ifdef __cplusplus } #endif #endif
Go to most recent revision | Compare with Previous | Blame | View Log