URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [include/] [gdb/] [sim-m32c.h] - Rev 299
Go to most recent revision | Compare with Previous | Blame | View Log
/* This file defines the interface between the m32c simulator and gdb. Copyright (C) 2005, 2007, 2008, 2009 Free Software Foundation, Inc. This file is part of GDB. This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program. If not, see <http://www.gnu.org/licenses/>. */ #ifndef SIM_M32C_H #define SIM_M32C_H enum m32c_sim_reg { m32c_sim_reg_r0_bank0, m32c_sim_reg_r1_bank0, m32c_sim_reg_r2_bank0, m32c_sim_reg_r3_bank0, m32c_sim_reg_a0_bank0, m32c_sim_reg_a1_bank0, m32c_sim_reg_fb_bank0, m32c_sim_reg_sb_bank0, m32c_sim_reg_r0_bank1, m32c_sim_reg_r1_bank1, m32c_sim_reg_r2_bank1, m32c_sim_reg_r3_bank1, m32c_sim_reg_a0_bank1, m32c_sim_reg_a1_bank1, m32c_sim_reg_fb_bank1, m32c_sim_reg_sb_bank1, m32c_sim_reg_usp, m32c_sim_reg_isp, m32c_sim_reg_pc, m32c_sim_reg_intb, m32c_sim_reg_flg, m32c_sim_reg_svf, m32c_sim_reg_svp, m32c_sim_reg_vct, m32c_sim_reg_dmd0, m32c_sim_reg_dmd1, m32c_sim_reg_dct0, m32c_sim_reg_dct1, m32c_sim_reg_drc0, m32c_sim_reg_drc1, m32c_sim_reg_dma0, m32c_sim_reg_dma1, m32c_sim_reg_dsa0, m32c_sim_reg_dsa1, m32c_sim_reg_dra0, m32c_sim_reg_dra1, m32c_sim_reg_num_regs }; #endif /* SIM_M32C_H */
Go to most recent revision | Compare with Previous | Blame | View Log