URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [addxicc.cgs] - Rev 450
Go to most recent revision | Compare with Previous | Blame | View Log
# frv testcase for addxicc $GRi,$s10,$GRk,$ICCi_1
# mach: all
.include "testutils.inc"
start
.global addxicc
addxicc:
set_gr_immed 2,gr8
set_icc 0x0e,0 ; Make sure carry bit is off
addxicc gr8,1,gr8,icc0
test_icc 0 0 0 0 icc0
test_gr_immed 3,gr8
set_gr_limmed 0x7fff,0xffff,gr8
set_icc 0x04,0 ; Make sure carry bit is off
addxicc gr8,1,gr8,icc0
test_icc 1 0 1 0 icc0
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xffff,0xff00,gr8
set_icc 0x08,0 ; Make sure carry bit is off
addxicc gr8,0x100,gr8,icc0
test_icc 0 1 0 1 icc0
test_gr_immed 0,gr8
set_gr_immed 2,gr8
set_icc 0x0f,0 ; Make sure carry bit is on
addxicc gr8,1,gr8,icc0
test_icc 0 0 0 0 icc0
test_gr_immed 4,gr8
set_gr_limmed 0x7fff,0xffff,gr8
set_icc 0x05,0 ; Make sure carry bit is on
addxicc gr8,0,gr8,icc0
test_icc 1 0 1 0 icc0
test_gr_limmed 0x8000,0x0000,gr8
set_gr_limmed 0xffff,0xfeff,gr8
set_icc 0x0b,0 ; Make sure carry bit is on
addxicc gr8,0x100,gr8,icc0
test_icc 0 1 0 1 icc0
test_gr_immed 0,gr8
pass
Go to most recent revision | Compare with Previous | Blame | View Log