URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Subversion Repositories openrisc_2011-10-31
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [cmcpxiu.cgs] - Rev 272
Go to most recent revision | Compare with Previous | Blame | View Log
# frv testcase for cmcpxiu $GRi,$GRj,$GRk,$CCi,$cond# mach: frv fr500 fr400.include "testutils.inc"start.global cmcpxiucmcpxiu:set_spr_immed 0x1b1b,cccrset_fr_iimmed 4,2,fr7 ; multiply small numbersset_fr_iimmed 3,5,fr8cmcpxiu fr7,fr8,acc0,cc0,1test_accg_immed 0,accg0test_acc_immed 26,acc0set_fr_iimmed 1,2,fr7 ; multiply by 1set_fr_iimmed 1,3,fr8cmcpxiu fr7,fr8,acc0,cc0,1test_accg_immed 0,accg0test_acc_immed 5,acc0set_fr_iimmed 0,2,fr7 ; multiply by 0set_fr_iimmed 0,2,fr8cmcpxiu fr7,fr8,acc0,cc0,1test_accg_immed 0,accg0test_acc_immed 0,acc0set_fr_iimmed 0x3fff,1,fr7 ; 15 bit resultset_fr_iimmed 0x0001,2,fr8cmcpxiu fr7,fr8,acc0,cc0,1test_accg_immed 0,accg0test_acc_limmed 0x0000,0x7fff,acc0set_fr_iimmed 0x4000,1,fr7 ; 16 bit resultset_fr_iimmed 0x0001,2,fr8cmcpxiu fr7,fr8,acc0,cc0,1test_accg_immed 0,accg0test_acc_limmed 0x0000,0x8001,acc0set_fr_iimmed 0x4000,1,fr7 ; 17 bit resultset_fr_iimmed 0x0001,4,fr8cmcpxiu fr7,fr8,acc0,cc0,1test_accg_immed 0,accg0test_acc_immed 0x00010001,acc0set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive resultset_fr_iimmed 0x7fff,0x7fff,fr8cmcpxiu fr7,fr8,acc0,cc4,1test_accg_immed 0,accg0test_acc_immed 0x3fff0001,acc0set_fr_iimmed 0x8000,0x8000,fr7 ; max positive resultset_fr_iimmed 0x0000,0x8000,fr8cmcpxiu fr7,fr8,acc0,cc4,1test_accg_immed 0,accg0test_acc_limmed 0x4000,0x0000,acc0set_fr_iimmed 0xffff,0x0000,fr7 ; max positive resultset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc4,1test_accg_immed 0,accg0test_acc_limmed 0xfffe,0x0001,acc0set_fr_iimmed 0xfffe,0xffff,fr7 ; almost max positive resultset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc4,1test_accg_immed 1,accg0test_acc_immed 0xfffb0003,acc0set_fr_iimmed 0xffff,0xffff,fr7 ; max positive resultset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc4,1test_accg_immed 1,accg0test_acc_immed 0xfffc0002,acc0set_fr_iimmed 4,2,fr7 ; multiply small numbersset_fr_iimmed 3,5,fr8cmcpxiu fr7,fr8,acc0,cc1,0test_accg_immed 0,accg0test_acc_immed 26,acc0set_fr_iimmed 1,2,fr7 ; multiply by 1set_fr_iimmed 1,3,fr8cmcpxiu fr7,fr8,acc0,cc1,0test_accg_immed 0,accg0test_acc_immed 5,acc0set_fr_iimmed 0,2,fr7 ; multiply by 0set_fr_iimmed 0,2,fr8cmcpxiu fr7,fr8,acc0,cc1,0test_accg_immed 0,accg0test_acc_immed 0,acc0set_fr_iimmed 0x3fff,1,fr7 ; 15 bit resultset_fr_iimmed 0x0001,2,fr8cmcpxiu fr7,fr8,acc0,cc1,0test_accg_immed 0,accg0test_acc_limmed 0x0000,0x7fff,acc0set_fr_iimmed 0x4000,1,fr7 ; 16 bit resultset_fr_iimmed 0x0001,2,fr8cmcpxiu fr7,fr8,acc0,cc1,0test_accg_immed 0,accg0test_acc_limmed 0x0000,0x8001,acc0set_fr_iimmed 0x4000,1,fr7 ; 17 bit resultset_fr_iimmed 0x0001,4,fr8cmcpxiu fr7,fr8,acc0,cc1,0test_accg_immed 0,accg0test_acc_immed 0x00010001,acc0set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive resultset_fr_iimmed 0x7fff,0x7fff,fr8cmcpxiu fr7,fr8,acc0,cc5,0test_accg_immed 0,accg0test_acc_immed 0x3fff0001,acc0set_fr_iimmed 0x8000,0x8000,fr7 ; max positive resultset_fr_iimmed 0x0000,0x8000,fr8cmcpxiu fr7,fr8,acc0,cc5,0test_accg_immed 0,accg0test_acc_limmed 0x4000,0x0000,acc0set_fr_iimmed 0xffff,0x0000,fr7 ; max positive resultset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc5,0test_accg_immed 0,accg0test_acc_limmed 0xfffe,0x0001,acc0set_fr_iimmed 0xfffe,0xffff,fr7 ; almost max positive resultset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc5,0test_accg_immed 1,accg0test_acc_immed 0xfffb0003,acc0set_fr_iimmed 0xffff,0xffff,fr7 ; max positive resultset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc5,0test_accg_immed 1,accg0test_acc_immed 0xfffc0002,acc0set_accg_immed 0x00000011,accg0set_acc_immed 0x11111111,acc0set_fr_iimmed 4,2,fr7 ; multiply small numbersset_fr_iimmed 3,5,fr8cmcpxiu fr7,fr8,acc0,cc0,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 1,2,fr7 ; multiply by 1set_fr_iimmed 1,3,fr8cmcpxiu fr7,fr8,acc0,cc0,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0,2,fr7 ; multiply by 0set_fr_iimmed 0,2,fr8cmcpxiu fr7,fr8,acc0,cc0,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x3fff,1,fr7 ; 15 bit resultset_fr_iimmed 0x0001,2,fr8cmcpxiu fr7,fr8,acc0,cc0,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x4000,1,fr7 ; 16 bit resultset_fr_iimmed 0x0001,4,fr8cmcpxiu fr7,fr8,acc0,cc0,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x8000,1,fr7 ; 17 bit resultset_fr_iimmed 0x0001,4,fr8cmcpxiu fr7,fr8,acc0,cc0,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive resultset_fr_iimmed 0x7fff,0x7fff,fr8cmcpxiu fr7,fr8,acc0,cc4,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x8000,0x8000,fr7 ; max positive resultset_fr_iimmed 0x0000,0x8000,fr8cmcpxiu fr7,fr8,acc0,cc4,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0xffff,0x0000,fr7 ; max positive resultset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc4,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_spr_immed 0,msr0set_spr_immed 0,msr1set_fr_iimmed 0x0000,0x0001,fr7 ; saturationset_fr_iimmed 0x0001,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc4,0test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x0000,0xffff,fr7 ; saturationset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc4,0test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0xfffe,0xffff,fr7 ; saturationset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc4,0test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_accg_immed 0x00000011,accg0set_acc_immed 0x11111111,acc0set_fr_iimmed 4,2,fr7 ; multiply small numbersset_fr_iimmed 3,5,fr8cmcpxiu fr7,fr8,acc0,cc1,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 1,2,fr7 ; multiply by 1set_fr_iimmed 1,3,fr8cmcpxiu fr7,fr8,acc0,cc1,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0,2,fr7 ; multiply by 0set_fr_iimmed 0,2,fr8cmcpxiu fr7,fr8,acc0,cc1,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x3fff,1,fr7 ; 15 bit resultset_fr_iimmed 0x0001,2,fr8cmcpxiu fr7,fr8,acc0,cc1,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x4000,1,fr7 ; 16 bit resultset_fr_iimmed 0x0001,4,fr8cmcpxiu fr7,fr8,acc0,cc1,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x8000,1,fr7 ; 17 bit resultset_fr_iimmed 0x0001,4,fr8cmcpxiu fr7,fr8,acc0,cc1,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive resultset_fr_iimmed 0x7fff,0x7fff,fr8cmcpxiu fr7,fr8,acc0,cc5,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x8000,0x8000,fr7 ; max positive resultset_fr_iimmed 0x0000,0x8000,fr8cmcpxiu fr7,fr8,acc0,cc5,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0xffff,0x0000,fr7 ; max positive resultset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc5,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_spr_immed 0,msr0set_spr_immed 0,msr1set_fr_iimmed 0x0000,0x0001,fr7 ; saturationset_fr_iimmed 0x0001,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc5,1test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x0000,0xffff,fr7 ; saturationset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc5,1test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0xfffe,0xffff,fr7 ; saturationset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc5,1test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_accg_immed 0x00000011,accg0set_acc_immed 0x11111111,acc0set_fr_iimmed 4,2,fr7 ; multiply small numbersset_fr_iimmed 3,5,fr8cmcpxiu fr7,fr8,acc0,cc2,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 1,2,fr7 ; multiply by 1set_fr_iimmed 1,3,fr8cmcpxiu fr7,fr8,acc0,cc2,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0,2,fr7 ; multiply by 0set_fr_iimmed 0,2,fr8cmcpxiu fr7,fr8,acc0,cc2,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x3fff,1,fr7 ; 15 bit resultset_fr_iimmed 0x0001,2,fr8cmcpxiu fr7,fr8,acc0,cc2,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x4000,1,fr7 ; 16 bit resultset_fr_iimmed 0x0001,4,fr8cmcpxiu fr7,fr8,acc0,cc2,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x8000,1,fr7 ; 17 bit resultset_fr_iimmed 0x0001,4,fr8cmcpxiu fr7,fr8,acc0,cc2,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive resultset_fr_iimmed 0x7fff,0x7fff,fr8cmcpxiu fr7,fr8,acc0,cc6,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x8000,0x8000,fr7 ; max positive resultset_fr_iimmed 0x0000,0x8000,fr8cmcpxiu fr7,fr8,acc0,cc6,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0xffff,0x0000,fr7 ; max positive resultset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc6,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_spr_immed 0,msr0set_spr_immed 0,msr1set_fr_iimmed 0x0000,0x0001,fr7 ; saturationset_fr_iimmed 0x0001,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc6,0test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x0000,0xffff,fr7 ; saturationset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc6,1test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0xfffe,0xffff,fr7 ; saturationset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc6,0test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_accg_immed 0x00000011,accg0set_acc_immed 0x11111111,acc0set_fr_iimmed 4,2,fr7 ; multiply small numbersset_fr_iimmed 3,5,fr8cmcpxiu fr7,fr8,acc0,cc3,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 1,2,fr7 ; multiply by 1set_fr_iimmed 1,3,fr8cmcpxiu fr7,fr8,acc0,cc3,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0,2,fr7 ; multiply by 0set_fr_iimmed 0,2,fr8cmcpxiu fr7,fr8,acc0,cc3,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x3fff,1,fr7 ; 15 bit resultset_fr_iimmed 0x0001,2,fr8cmcpxiu fr7,fr8,acc0,cc3,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x4000,1,fr7 ; 16 bit resultset_fr_iimmed 0x0001,4,fr8cmcpxiu fr7,fr8,acc0,cc3,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x8000,1,fr7 ; 17 bit resultset_fr_iimmed 0x0001,4,fr8cmcpxiu fr7,fr8,acc0,cc3,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive resultset_fr_iimmed 0x7fff,0x7fff,fr8cmcpxiu fr7,fr8,acc0,cc7,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x8000,0x8000,fr7 ; max positive resultset_fr_iimmed 0x0000,0x8000,fr8cmcpxiu fr7,fr8,acc0,cc7,0test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0xffff,0x0000,fr7 ; max positive resultset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc7,1test_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_spr_immed 0,msr0set_spr_immed 0,msr1set_fr_iimmed 0x0000,0x0001,fr7 ; saturationset_fr_iimmed 0x0001,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc7,0test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0x0000,0xffff,fr7 ; saturationset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc7,1test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0set_fr_iimmed 0xfffe,0xffff,fr7 ; saturationset_fr_iimmed 0xffff,0xffff,fr8cmcpxiu fr7,fr8,acc0,cc7,0test_spr_bits 0x3c,2,0x0,msr0 ; msr0.sie is cleartest_spr_bits 2,1,0,msr0 ; msr0.ovf is cleartest_spr_bits 2,1,0,msr1 ; msr1.ovf is cleartest_spr_bits 1,0,0,msr0 ; msr0.aovf is cleartest_spr_bits 0x7000,12,0,msr0 ; msr0.mtt is cleartest_accg_immed 0x00000011,accg0test_acc_immed 0x11111111,acc0pass
Go to most recent revision | Compare with Previous | Blame | View Log