OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [dci.cgs] - Rev 157

Compare with Previous | Blame | View Log

# FRV testcase for dci @(GRi,GRj)
# mach: all

        .include "testutils.inc"

        start

        .global dci
dci:
        or_spr_immed    0x08000000,hsr0 ; data cache: copy-back mode

        set_mem_immed   0xdeadbeef,sp
        test_mem_immed  0xdeadbeef,sp

        flush_data_cache sp
        set_mem_immed   0xbeefdead,sp
        test_mem_immed  0xbeefdead,sp

        dci             @(sp,gr0)
        test_mem_immed  0xdeadbeef,sp

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.