OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [mcop1.cgs] - Rev 157

Compare with Previous | Blame | View Log

# frv testcase for mcop1 $FRi,$FRj,$FRk
# mach: frv

        .include "testutils.inc"

        start

        .global mcop1
mcop1:
        mcop1.p         fr19,fr12,fr13  ; mp_exception: not-implemented
        mcop1           fr20,fr14,fr18  ; mp_exception: not-implemented
        test_spr_bits   0x7000,12,5,msr0; msr0.mtt is set
        test_spr_bits   0x003c,2,0,msr0 ; msr0.sie is clear
        test_spr_bits   0x0002,1,0,msr0 ; msr0.ovf is clear
        test_spr_bits   0x003c,2,0,msr1 ; msr1.sie is clear
        test_spr_bits   0x0002,1,0,msr1 ; msr1.ovf is clear

        mcop1.p         fr19,fr12,fr13  ; mp_exception: not-implemented
        mcop1           fr20,fr14,fr18  ; mp_exception: not-implemented
        test_spr_bits   0x7000,12,5,msr0; msr0.mtt is set
        test_spr_bits   0x003c,2,0,msr0 ; msr0.sie is clear
        test_spr_bits   0x0002,1,0,msr0 ; msr0.ovf is clear
        test_spr_bits   0x003c,2,0,msr1 ; msr1.sie is clear
        test_spr_bits   0x0002,1,0,msr1 ; msr1.ovf is clear

        mcop1           fr19,fr12,fr13  ; mp_exception: not-implemented
        test_spr_bits   0x7000,12,5,msr0; msr0.mtt is set
        test_spr_bits   0x003c,2,0,msr0 ; msr0.sie is clear
        test_spr_bits   0x0002,1,0,msr0 ; msr0.ovf is clear
        test_spr_bits   0x003c,2,0,msr1 ; msr1.sie is clear
        test_spr_bits   0x0002,1,0,msr1 ; msr1.ovf is clear

        mcop1           fr19,fr12,fr13  ; mp_exception: not-implemented
        test_spr_bits   0x7000,12,5,msr0; msr0.mtt is set
        test_spr_bits   0x003c,2,0,msr0 ; msr0.sie is clear
        test_spr_bits   0x0002,1,0,msr0 ; msr0.ovf is clear
        test_spr_bits   0x003c,2,0,msr1 ; msr1.sie is clear
        test_spr_bits   0x0002,1,0,msr1 ; msr1.ovf is clear

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.