URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Subversion Repositories openrisc_2011-10-31
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [ret.cgs] - Rev 24
Go to most recent revision | Compare with Previous | Blame | View Log
# frv testcase for ret
# mach: all
.include "testutils.inc"
start
.global ret
ret:
set_spr_addr ok1,lr
set_icc 0x0 0
ret
fail
ok1:
set_spr_addr ok2,lr
set_icc 0x1 1
ret
fail
ok2:
set_spr_addr ok3,lr
set_icc 0x2 2
ret
fail
ok3:
set_spr_addr ok4,lr
set_icc 0x3 3
ret
fail
ok4:
set_spr_addr ok5,lr
set_icc 0x4 0
ret
fail
ok5:
set_spr_addr ok6,lr
set_icc 0x5 1
ret
fail
ok6:
set_spr_addr ok7,lr
set_icc 0x6 2
ret
fail
ok7:
set_spr_addr ok8,lr
set_icc 0x7 3
ret
fail
ok8:
set_spr_addr ok9,lr
set_icc 0x8 0
ret
fail
ok9:
set_spr_addr oka,lr
set_icc 0x9 1
ret
fail
oka:
set_spr_addr okb,lr
set_icc 0xa 2
ret
fail
okb:
set_spr_addr okc,lr
set_icc 0xb 3
ret
fail
okc:
set_spr_addr okd,lr
set_icc 0xc 0
ret
fail
okd:
set_spr_addr oke,lr
set_icc 0xd 1
ret
fail
oke:
set_spr_addr okf,lr
set_icc 0xe 2
ret
fail
okf:
set_spr_addr okg,lr
set_icc 0xf 3
ret
fail
okg:
pass
Go to most recent revision | Compare with Previous | Blame | View Log