OpenCores

URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [beqz.cgs] - Rev 272

Go to most recent revision | Compare with Previous | Blame | View Log

# m32r testcase for beqz $src2,$disp16
# mach(): m32r m32rx

        .include "testutils.inc"

        start

        .global beqz
beqz:
        mvi_h_gr r4, 0
        beqz r4, ok
not_ok:
        fail
ok:
        mvi_h_gr r4, 1
        beqz r4, not_ok

        pass

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.