OpenCores

URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [bnc24.cgs] - Rev 157

Compare with Previous | Blame | View Log

# m32r testcase for bnc $disp24
# mach(): m32r m32rx

        .include "testutils.inc"

        start

        .global bnc24
bnc24:
        mvi_h_condbit 0
        bnc.l test0pass

test1fail:
        fail
test0pass:

        mvi_h_condbit 1
        bnc.l test1fail

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.