OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh/] [dmxy.s] - Rev 24

Go to most recent revision | Compare with Previous | Blame | View Log

# sh testcase for setdmx, setdmy, clrdmxy
# mach: shdsp
# as(shdsp):	-defsym sim_cpu=1 -dsp 
 
	.include "testutils.inc"
 
	start
	set_grs_a5a5
	setdmx
	test_sr_bit_set   0x400
	test_sr_bit_clear 0x800
	setdmy
	test_sr_bit_clear 0x400
	test_sr_bit_set   0x800
	clrdmxy
	test_sr_bit_clear 0x400
	test_sr_bit_clear 0x800
 
	test_grs_a5a5
	pass
	exit 0
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.