URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh/] [shll2.s] - Rev 300
Go to most recent revision | Compare with Previous | Blame | View Log
# sh testcase for shll2 # mach: all # as(sh): -defsym sim_cpu=0 # as(shdsp): -defsym sim_cpu=1 -dsp .include "testutils.inc" start shll2: set_grs_a5a5 mov #1, r1 shll2 r1 assertreg 4, r1 shll2 r1 assertreg 16, r1 shll2 r1 assertreg 64, r1 shll2 r1 assertreg 0x100, r1 shll2 r1 assertreg 0x400, r1 shll2 r1 assertreg 0x1000, r1 shll2 r1 assertreg 0x4000, r1 shll2 r1 assertreg 0x10000, r1 shll2 r1 assertreg 0x40000, r1 shll2 r1 assertreg 0x100000, r1 shll2 r1 assertreg 0x400000, r1 shll2 r1 assertreg 0x1000000, r1 shll2 r1 assertreg 0x4000000, r1 shll2 r1 assertreg 0x10000000, r1 shll2 r1 assertreg 0x40000000, r1 shll2 r1 assertreg 0, r1 set_greg 0xa5a5a5a5, r1 test_grs_a5a5 pass exit 0
Go to most recent revision | Compare with Previous | Blame | View Log