OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh/] [shlr16.s] - Rev 301

Go to most recent revision | Compare with Previous | Blame | View Log

# sh testcase for shlr16 
# mach: all
# as(sh):	-defsym sim_cpu=0
# as(shdsp):	-defsym sim_cpu=1 -dsp 
 
	.include "testutils.inc"
 
	start
 
shrl16:
	set_grs_a5a5
	shlr16 r0
	assertreg0 0xa5a5
	shlr16 r0
	assertreg0 0
 
	set_greg 0xa5a5a5a5, r0
	test_grs_a5a5
	pass
	exit 0
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.