OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [div1.cgs] - Rev 24

Go to most recent revision | Compare with Previous | Blame | View Log

# sh testcase for div1 $rm, $rn -*- Asm -*-
# mach: all
# as: -isa=shcompact
# ld: -m shelf32

        .include "compact/testutils.inc"

        start
        mov #10, r0
        mov #2, r1
        div0s r0,r1

        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1
        div1 r0, r1

        pass

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.