OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movw11.cgs] - Rev 280

Go to most recent revision | Compare with Previous | Blame | View Log

# sh testcase for mov.w @($imm4x2, $rm), r0 -*- Asm -*-
# mach: all
# as: -isa=shcompact
# ld: -m shelf32

        .include "compact/testutils.inc"

        start
        mov #30, r1
        shll8 r1

        # Build up a distinctive bit pattern.
        mov #1, r0
        shll8 r0
        add #12, r0

        # Preserve r0.
        mov r0, r3

        # Store something first.
        mov.w r0, @(12, r1)

check:
        # Read it back.
        mov.w @(12, r1), r0
        shll16 r0
        shll16 r3
        cmp/eq r0, r3
        bf wrong

okay:
        pass
wrong:
        fail
        

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.