OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movw7.cgs] - Rev 157

Compare with Previous | Blame | View Log

# sh testcase for mov.w @${rm}+, $rn -*- Asm -*-
# mach: all
# as: -isa=shcompact
# ld: -m shelf32

        .include "compact/testutils.inc"

        start
        mov #30, r0
        shll8 r0
        # Preserve address.
        mov r0, r7

        # Store something first.
        # Build up a distinctive bit pattern.
        mov #1, r2
        shll8 r2
        add #12, r2
        mov.w r2, @r0
check:
        # Read it back.
        mov.w @r0+, r3
        cmp/eq r2, r3
        bf wrong

inc:    
        # Ensure address is post-incremented.
        add #2, r7
        cmp/eq r0, r7
        bf wrong
        
okay:   
        pass
wrong:
        fail
        

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.