URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [include/] [gdb/] [sim-d10v.h] - Rev 231
Go to most recent revision | Compare with Previous | Blame | View Log
/* This file defines the interface between the d10v simulator and gdb. Copyright 1999, 2002, 2007, 2008, 2009, 2010 Free Software Foundation, Inc. This file is part of GDB. This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program. If not, see <http://www.gnu.org/licenses/>. */ #if !defined (SIM_D10V_H) #define SIM_D10V_H #ifdef __cplusplus extern "C" { // } #endif /* GDB interprets addresses as: 0x00xxxxxx: Physical unified memory segment (Unified memory) 0x01xxxxxx: Physical instruction memory segment (On-chip insn memory) 0x02xxxxxx: Physical data memory segment (On-chip data memory) 0x10xxxxxx: Logical data address segment (DMAP translated memory) 0x11xxxxxx: Logical instruction address segment (IMAP translated memory) The remote d10v board interprets addresses as: 0x00xxxxxx: Physical unified memory segment (Unified memory) 0x01xxxxxx: Physical instruction memory segment (On-chip insn memory) 0x02xxxxxx: Physical data memory segment (On-chip data memory) The following translate a virtual DMAP/IMAP offset into a physical memory segment assigning the translated address to PHYS. Since a memory access may cross a page boundrary the number of bytes for which the translation is applicable (or 0 for an invalid virtual offset) is returned. */ enum { SIM_D10V_MEMORY_UNIFIED = 0x00000000, SIM_D10V_MEMORY_INSN = 0x01000000, SIM_D10V_MEMORY_DATA = 0x02000000, SIM_D10V_MEMORY_DMAP = 0x10000000, SIM_D10V_MEMORY_IMAP = 0x11000000 }; extern unsigned long sim_d10v_translate_dmap_addr (unsigned long offset, int nr_bytes, unsigned long *phys, void *regcache, unsigned long (*dmap_register) (void *regcache, int reg_nr)); extern unsigned long sim_d10v_translate_imap_addr (unsigned long offset, int nr_bytes, unsigned long *phys, void *regcache, unsigned long (*imap_register) (void *regcache, int reg_nr)); extern unsigned long sim_d10v_translate_addr (unsigned long vaddr, int nr_bytes, unsigned long *phys, void *regcache, unsigned long (*dmap_register) (void *regcache, int reg_nr), unsigned long (*imap_register) (void *regcache, int reg_nr)); /* The simulator makes use of the following register information. */ enum sim_d10v_regs { SIM_D10V_R0_REGNUM, SIM_D10V_R1_REGNUM, SIM_D10V_R2_REGNUM, SIM_D10V_R3_REGNUM, SIM_D10V_R4_REGNUM, SIM_D10V_R5_REGNUM, SIM_D10V_R6_REGNUM, SIM_D10V_R7_REGNUM, SIM_D10V_R8_REGNUM, SIM_D10V_R9_REGNUM, SIM_D10V_R10_REGNUM, SIM_D10V_R11_REGNUM, SIM_D10V_R12_REGNUM, SIM_D10V_R13_REGNUM, SIM_D10V_R14_REGNUM, SIM_D10V_R15_REGNUM, SIM_D10V_CR0_REGNUM, SIM_D10V_CR1_REGNUM, SIM_D10V_CR2_REGNUM, SIM_D10V_CR3_REGNUM, SIM_D10V_CR4_REGNUM, SIM_D10V_CR5_REGNUM, SIM_D10V_CR6_REGNUM, SIM_D10V_CR7_REGNUM, SIM_D10V_CR8_REGNUM, SIM_D10V_CR9_REGNUM, SIM_D10V_CR10_REGNUM, SIM_D10V_CR11_REGNUM, SIM_D10V_CR12_REGNUM, SIM_D10V_CR13_REGNUM, SIM_D10V_CR14_REGNUM, SIM_D10V_CR15_REGNUM, SIM_D10V_A0_REGNUM, SIM_D10V_A1_REGNUM, SIM_D10V_SPI_REGNUM, SIM_D10V_SPU_REGNUM, SIM_D10V_IMAP0_REGNUM, SIM_D10V_IMAP1_REGNUM, SIM_D10V_DMAP0_REGNUM, SIM_D10V_DMAP1_REGNUM, SIM_D10V_DMAP2_REGNUM, SIM_D10V_DMAP3_REGNUM, SIM_D10V_TS2_DMAP_REGNUM }; enum { SIM_D10V_NR_R_REGS = 16, SIM_D10V_NR_A_REGS = 2, SIM_D10V_NR_IMAP_REGS = 2, SIM_D10V_NR_DMAP_REGS = 4, SIM_D10V_NR_CR_REGS = 16 }; #ifdef __cplusplus } #endif #endif
Go to most recent revision | Compare with Previous | Blame | View Log