URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [d10v-elf/] [t-ae-st2w-d.s] - Rev 246
Go to most recent revision | Compare with Previous | Blame | View Log
.include "t-macros.i" start PSW_BITS = 0 point_dmap_at_imem check_interrupt (VEC_AE&DMAP_MASK)+DMAP_BASE PSW_BITS test_st2w st2w r8,@0x4000 test_st2w: st2w r8,@0x4001 nop exit47
Go to most recent revision | Compare with Previous | Blame | View Log