URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [arm/] [iwmmxt/] [wror.cgs] - Rev 227
Compare with Previous | Blame | View Log
# Intel(r) Wireless MMX(tm) technology testcase for WROR# mach: xscale# as: -mcpu=xscale+iwmmxt.include "testutils.inc"start.global wrorwror:# Enable access to CoProcessors 0 & 1 before# we attempt these instructions.mvi_h_gr r1, 3mcr p15, 0, r1, cr15, cr1, 0# Test Halfword wide rotate right by registermvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x00000000mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5wrorh wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111111test_h_gr r3, 0x00000000test_h_gr r4, 0x091a2b3ctest_h_gr r5, 0x4d5e6f78# Test Halfword wide rotate right by CG registermvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0mvi_h_gr r4, 0tmcrr wr0, r0, r1tmcr wcgr0, r2tmcrr wr1, r2, r3wrorhg wr1, wr0, wcgr0tmrrc r0, r1, wr0tmrc r2, wcgr0tmrrc r3, r4, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111111test_h_gr r3, 0x091a2b3ctest_h_gr r4, 0x4d5e6f78# Test Word wide rotate right by registermvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x00000000mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5wrorw wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111111test_h_gr r3, 0x00000000test_h_gr r4, 0x2b3c091atest_h_gr r5, 0x6f784d5e# Test Word wide rotate right by CG registermvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0mvi_h_gr r4, 0tmcrr wr0, r0, r1tmcr wcgr0, r2tmcrr wr1, r2, r3wrorwg wr1, wr0, wcgr0tmrrc r0, r1, wr0tmrc r2, wcgr0tmrrc r3, r4, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111111test_h_gr r3, 0x2b3c091atest_h_gr r4, 0x6f784d5e# Test Double Word wide rotate right by registermvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x00000000mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5wrord wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111111test_h_gr r3, 0x00000000test_h_gr r4, 0x6f78091atest_h_gr r5, 0x2b3c4d5e# Test Double Word wide rotate right by CG registermvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0mvi_h_gr r4, 0tmcrr wr0, r0, r1tmcr wcgr0, r2tmcrr wr1, r2, r3wrordg wr1, wr0, wcgr0tmrrc r0, r1, wr0tmrc r2, wcgr0tmrrc r3, r4, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111111test_h_gr r3, 0x6f78091atest_h_gr r4, 0x2b3c4d5epass