URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [arm/] [iwmmxt/] [wsrl.cgs] - Rev 227
Compare with Previous | Blame | View Log
# Intel(r) Wireless MMX(tm) technology testcase for WSRL# mach: xscale# as: -mcpu=xscale+iwmmxt.include "testutils.inc"start.global wsrlwsrl:# Enable access to CoProcessors 0 & 1 before# we attempt these instructions.mvi_h_gr r1, 3mcr p15, 0, r1, cr15, cr1, 0# Test Halfword Logical Shift Rightmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111104mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5wsrlh wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111104test_h_gr r3, 0x11111111test_h_gr r4, 0x01230567test_h_gr r5, 0x09ab0def# Test Halfword Logical Shift Right by CG registermvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111104mvi_h_gr r3, 0mvi_h_gr r4, 0tmcrr wr0, r0, r1tmcr wcgr1, r2tmcrr wr1, r3, r4wsrlhg wr1, wr0, wcgr1tmrrc r0, r1, wr0tmrc r2, wcgr1tmrrc r3, r4, wr1test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111104test_h_gr r3, 0x01230567test_h_gr r4, 0x09ab0def# Test Word Logical Shift Rightmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111104mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5wsrlw wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111104test_h_gr r3, 0x11111111test_h_gr r4, 0x01234567test_h_gr r5, 0x09abcdef# Test Word Logical Shift Right by CG registermvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111104mvi_h_gr r3, 0mvi_h_gr r4, 0tmcrr wr0, r0, r1tmcr wcgr2, r2tmcrr wr1, r3, r4wsrlwg wr1, wr0, wcgr2tmrrc r0, r1, wr0tmrc r2, wcgr2tmrrc r3, r4, wr1test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111104test_h_gr r3, 0x01234567test_h_gr r4, 0x09abcdef# Test Double Word Logical Shift Rightmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdefcmvi_h_gr r2, 0x11111104mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5wsrld wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdefctest_h_gr r2, 0x11111104test_h_gr r3, 0x11111111test_h_gr r4, 0xc1234567test_h_gr r5, 0x09abcdef# Test Double Word Logical Shift Right by CG registermvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdefcmvi_h_gr r2, 0x11111104mvi_h_gr r3, 0mvi_h_gr r4, 0tmcrr wr0, r0, r1tmcr wcgr3, r2tmcrr wr1, r3, r4wsrldg wr1, wr0, wcgr3tmrrc r0, r1, wr0tmrc r2, wcgr3tmrrc r3, r4, wr1test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdefctest_h_gr r2, 0x11111104test_h_gr r3, 0xc1234567test_h_gr r4, 0x09abcdefpass