URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [arm/] [iwmmxt/] [wunpckel.cgs] - Rev 227
Compare with Previous | Blame | View Log
# Intel(r) Wireless MMX(tm) technology testcase for WUNPCKEL# mach: xscale# as: -mcpu=xscale+iwmmxt.include "testutils.inc"start.global wunpckelwunpckel:# Enable access to CoProcessors 0 & 1 before# we attempt these instructions.mvi_h_gr r1, 3mcr p15, 0, r1, cr15, cr1, 0# Test Unsigned Byte Unpackingmvi_h_gr r0, 0x12345687mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0mvi_h_gr r3, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3wunpckelub wr1, wr0tmrrc r0, r1, wr0tmrrc r2, r3, wr1test_h_gr r0, 0x12345687test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x00560087test_h_gr r3, 0x00120034# Test Signed Byte Unpackingmvi_h_gr r0, 0x12345687mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0mvi_h_gr r3, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3wunpckelsb wr1, wr0tmrrc r0, r1, wr0tmrrc r2, r3, wr1test_h_gr r0, 0x12345687test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x0056ff87test_h_gr r3, 0x00120034# Test Unsigned Halfword Unpackingmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0mvi_h_gr r3, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3wunpckeluh wr1, wr0tmrrc r0, r1, wr0tmrrc r2, r3, wr1test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x00005678test_h_gr r3, 0x00001234# Test Signed Halfword Unpackingmvi_h_gr r0, 0x12348678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0mvi_h_gr r3, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3wunpckelsh wr1, wr0tmrrc r0, r1, wr0tmrrc r2, r3, wr1test_h_gr r0, 0x12348678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0xffff8678test_h_gr r3, 0x00001234# Test Unsigned Word Unpackingmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0mvi_h_gr r3, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3wunpckeluw wr1, wr0tmrrc r0, r1, wr0tmrrc r2, r3, wr1test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x12345678test_h_gr r3, 0x00000000# Test Signed Word Unpackingmvi_h_gr r0, 0x82345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0mvi_h_gr r3, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3wunpckelsw wr1, wr0tmrrc r0, r1, wr0tmrrc r2, r3, wr1test_h_gr r0, 0x82345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x82345678test_h_gr r3, 0xffffffffpass