URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [bcnclr.cgs] - Rev 227
Compare with Previous | Blame | View Log
# frv testcase for bcnclr $ICCi,$ccond,$hint# mach: all.include "testutils.inc"start.global bcnclrbcnclr:; ccond is trueset_spr_immed 128,lcrset_spr_addr ok1,lrset_icc 0x0 0bcnclr icc0,0,0failok1:set_spr_addr bad,lrset_icc 0x1 1bcnclr icc1,0,1set_spr_addr ok3,lrset_icc 0x2 2bcnclr icc2,0,2failok3:set_spr_addr bad,lrset_icc 0x3 3bcnclr icc3,0,3set_spr_addr ok5,lrset_icc 0x4 0bcnclr icc0,0,0failok5:set_spr_addr bad,lrset_icc 0x5 1bcnclr icc1,0,1set_spr_addr ok7,lrset_icc 0x6 2bcnclr icc2,0,2failok7:set_spr_addr bad,lrset_icc 0x7 3bcnclr icc3,0,3set_spr_addr ok9,lrset_icc 0x8 0bcnclr icc0,0,0failok9:set_spr_addr bad,lrset_icc 0x9 1bcnclr icc1,0,1set_spr_addr okb,lrset_icc 0xa 2bcnclr icc2,0,2failokb:set_spr_addr bad,lrset_icc 0xb 3bcnclr icc3,0,3set_spr_addr okd,lrset_icc 0xc 0bcnclr icc0,0,0failokd:set_spr_addr bad,lrset_icc 0xd 1bcnclr icc1,0,1set_spr_addr okf,lrset_icc 0xe 2bcnclr icc2,0,2failokf:set_spr_addr bad,lrset_icc 0xf 3bcnclr icc3,0,3; ccond is trueset_spr_immed 1,lcrset_spr_addr okh,lrset_icc 0x0 0bcnclr icc0,1,0failokh:set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x1 1bcnclr icc1,1,1set_spr_immed 1,lcrset_spr_addr okj,lrset_icc 0x2 2bcnclr icc2,1,2failokj:set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x3 3bcnclr icc3,1,3set_spr_immed 1,lcrset_spr_addr okl,lrset_icc 0x4 0bcnclr icc0,1,0failokl:set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x5 1bcnclr icc1,1,1set_spr_immed 1,lcrset_spr_addr okn,lrset_icc 0x6 2bcnclr icc2,1,2failokn:set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x7 3bcnclr icc3,1,3set_spr_immed 1,lcrset_spr_addr okp,lrset_icc 0x8 0bcnclr icc0,1,0failokp:set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x9 1bcnclr icc1,1,1set_spr_immed 1,lcrset_spr_addr okr,lrset_icc 0xa 2bcnclr icc2,1,2failokr:set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0xb 3bcnclr icc3,1,3set_spr_immed 1,lcrset_spr_addr okt,lrset_icc 0xc 0bcnclr icc0,1,0failokt:set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0xd 1bcnclr icc1,1,1set_spr_immed 1,lcrset_spr_addr okv,lrset_icc 0xe 2bcnclr icc2,1,2failokv:set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0xf 3bcnclr icc3,1,3; ccond is falseset_spr_immed 128,lcrset_spr_addr bad,lrset_icc 0x0 0bcnclr icc0,1,0set_icc 0x1 1bcnclr icc1,1,1set_icc 0x2 2bcnclr icc2,1,2set_icc 0x3 3bcnclr icc3,1,3set_icc 0x4 0bcnclr icc0,1,0set_icc 0x5 1bcnclr icc1,1,1set_icc 0x6 2bcnclr icc2,1,2set_icc 0x7 3bcnclr icc3,1,3set_icc 0x8 0bcnclr icc0,1,0set_icc 0x9 1bcnclr icc1,1,1set_icc 0xa 2bcnclr icc2,1,2set_icc 0xb 3bcnclr icc3,1,3set_icc 0xc 0bcnclr icc0,1,0set_icc 0xd 1bcnclr icc1,1,1set_icc 0xe 2bcnclr icc2,1,2set_icc 0xf 3bcnclr icc3,1,3; ccond is falseset_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x0 0bcnclr icc0,0,0set_spr_immed 1,lcrset_icc 0x1 1bcnclr icc1,0,1set_spr_immed 1,lcrset_icc 0x2 2bcnclr icc2,0,2set_spr_immed 1,lcrset_icc 0x3 3bcnclr icc3,0,3set_spr_immed 1,lcrset_icc 0x4 0bcnclr icc0,0,0set_spr_immed 1,lcrset_icc 0x5 1bcnclr icc1,0,1set_spr_immed 1,lcrset_icc 0x6 2bcnclr icc2,0,2set_spr_immed 1,lcrset_icc 0x7 3bcnclr icc3,0,3set_spr_immed 1,lcrset_icc 0x8 0bcnclr icc0,0,0set_spr_immed 1,lcrset_icc 0x9 1bcnclr icc1,0,1set_spr_immed 1,lcrset_icc 0xa 2bcnclr icc2,0,2set_spr_immed 1,lcrset_icc 0xb 3bcnclr icc3,0,3set_spr_immed 1,lcrset_icc 0xc 0bcnclr icc0,0,0set_spr_immed 1,lcrset_icc 0xd 1bcnclr icc1,0,1set_spr_immed 1,lcrset_icc 0xe 2bcnclr icc2,0,2set_spr_immed 1,lcrset_icc 0xf 3bcnclr icc3,0,3passbad:fail