OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [nlduh.cgs] - Rev 227

Compare with Previous | Blame | View Log

# frv testcase for nlduh @($GRi,$GRj),$GRk
# mach: frv

        .include "testutils.inc"

        start

        .global nlduh
nlduh:
        set_mem_limmed  0xdead,0xbeef,sp
        set_gr_limmed   0xbeef,0xdead,gr8

        set_gr_gr       sp,gr20
        set_gr_immed    0,gr7
        nlduh           @(sp,gr7),gr8
        test_gr_limmed  0x0000,0xdead,gr8
        test_spr_limmed 0x8840,0x0001,nesr0
        test_spr_gr     neear0,gr20
        test_spr_limmed 0x0000,0x0000,gner1
        test_spr_limmed 0x0000,0x0000,gner0

        inc_gr_immed    2,gr20
        set_gr_immed    2,gr7
        nlduh           @(sp,gr7),gr8
        test_gr_limmed  0x0000,0xbeef,gr8
        test_spr_limmed 0x8840,0x0401,nesr1
        test_spr_gr     neear1,gr20
        test_spr_limmed 0x0000,0x0000,gner1
        test_spr_limmed 0x0000,0x0000,gner0

        set_mem_limmed  0xffff,0x0000,sp
        inc_gr_immed    4,sp
        set_gr_immed    -2,gr7
        nlduh           @(sp,gr7),gr8
        test_gr_limmed  0x0000,0x0000,gr8
        test_spr_limmed 0x8840,0x0801,nesr2
        test_spr_gr     neear2,gr20
        test_spr_limmed 0x0000,0x0000,gner1
        test_spr_limmed 0x0000,0x0000,gner0

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.