URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [ldub-d.cgs] - Rev 246
Go to most recent revision | Compare with Previous | Blame | View Log
# m32r testcase for ldub $dr,@($slo16,$sr)
# mach(): m32r m32rx
.include "testutils.inc"
start
.global ldub_d
ldub_d:
mvaddr_h_gr r4, data_loc
mvi_h_gr r5, 0
ldub r5, @(#2, r4)
test_h_gr r5, 0xa0 ; big endian processor
pass
data_loc:
.word 0x8090a0b0
Go to most recent revision | Compare with Previous | Blame | View Log